

**AMENDMENTS TO THE SPECIFICATION**

Please replace the paragraph at p. 124 line 24 to page 25, line 6 as follows:

The logic of PLA **650** is programmable, at least during initial manufacture. Reprogramming would alter the contents of columns **414, 416, 418, 610, 612** of table at **FIG. 4b**. Though the five-bit event codes generated by converter **136** are relatively fixed, the interpretation given to those bits, and whether to profile or probe on those events, is reconfigurable within PLA **650**. In alternative embodiments, PLA **650** may be made programmable at run time, to control operation of profiling and probing by altering the contents of the columns of **FIG. 4b**. The five bits of input (event code latch **486, 487**) to PLA **650** give  $2^5=32$  possible inputs. There are nine bits of output (probeable event signals **660, 661, 662, 663, 664, 665**, profileable event **416**, initiate packet **418**, and probeable event **610**). Thus, PLA **650** could be replaced by a 32x9 32x9 RAM, and the outputs of PLA **650** would then be completely software configurable. With that programmability, both profiling (section V, above) and probing (this section VI) become completely configurable. In a programmable embodiment, the overhead of profiling and probing can be controlled, and strategies can be adapted to experience.